

Edit an existing query or
compose a new query in the
Search Query Display.

Tue, 18 Oct 2005, 4:40:55 PM EST

Search Query Display

Select a search number (#)
to:

- Add a query to the Search Query Display
- Combine search queries using AND, OR, or NOT
- Delete a search
- Run a search




Recent Search Queries

- #1 (fifo <and> pointer <and> ((data <or> word <or> packet)
<sentence> length)) <in> pdfdata
- #2 ((fifo <and> pointer <and> ((data <or> word <or> packet)
<sentence> length))<IN>metadata)
- #3 ((fifo <and> ((data <or> word <or> packet) <sentence> length))
<in>metadata)
- #4 ((fifo <and> ((data <or> word <or> packet) <sentence> length))
<in>pdfdata)



Indexed by



[Help](#) [Contact Us](#) [Privacy & :](#)

© Copyright 2005 IEEE –

☐ Search Results

[BROWSE](#)

[SEARCH](#)

[IEEE XPLORE GUIDE](#)

Results for "(fifo <and> pointer <and> ((data <or> word <or> packet) <sentence> len..."

☒ e-mail

Your search matched **401** of **1247812** documents.

A maximum of **100** results are displayed, **25** to a page, sorted by **Relevance** in **Descending** order.

» Search Options

[View Session History](#)

[New Search](#)

Modify Search

(fifo <and> pointer <and> ((data <or> word <or> packet) <sentence> length)) <in> pd

☐ Check to search only within this results set

Display Format: ☒ Citation ☐ Citation & Abstract

» Key

IEEE JNL IEEE Journal or Magazine

IEEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

Select Article Information

View: 1-25 | [26-5](#)

- ☐ 1. **High-performance microprocessor architectures**
Parasuraman, B.;
Proceedings of the IEEE
Volume 64, Issue 6, June 1976 Page(s):851 - 859
[AbstractPlus](#) | Full Text: [PDF](#)(866 KB) IEEE JNL
- ☐ 2. **An introduction to local area networks**
Clark, D.D.; Pograd, K.T.; Reed, D.P.;
Proceedings of the IEEE
Volume 66, Issue 11, Nov. 1978 Page(s):1497 - 1517
[AbstractPlus](#) | Full Text: [PDF](#)(2599 KB) IEEE JNL
- ☐ 3. **The graph search machine (GSM): A VLSI architecture for connected spe and other applications**
Glinski, S.C.; Lalumia, T.M.; Cassidy, D.R.; Taiho Koh; Gerveshi, C.; Wilson,
Proceedings of the IEEE
Volume 75, Issue 9, Sept. 1987 Page(s):1172 - 1184
[AbstractPlus](#) | Full Text: [PDF](#)(1319 KB) IEEE JNL
- ☐ 4. **Modern central processor architecture**
Atkinson, T.D.; Gagliardi, U.O.; Raviola, G.; Schwenk, H.S., Jr.;
Proceedings of the IEEE
Volume 63, Issue 6, June 1975 Page(s):863 - 870
[AbstractPlus](#) | Full Text: [PDF](#)(995 KB) IEEE JNL
- ☐ 5. **Design of a real-time central data acquisition and analysis system**
Abegglen, P.C.; Faris, W.R.; Hankley, W.J.;
Proceedings of the IEEE
Volume 58, Issue 1, Jan. 1970 Page(s):38 - 48
[AbstractPlus](#) | Full Text: [PDF](#)(1260 KB) IEEE JNL
- ☐ 6. **Methods, Tools, and Observations on Flow Control in Packet-Switched D**
Pouzin, L.;
Communications, IEEE Transactions on [legacy, pre - 1988]
Volume 29, Issue 4, Apr 1981 Page(s):413 - 426
[AbstractPlus](#) | Full Text: [PDF](#)(1696 KB) IEEE JNL

Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

Results for "((fifo <and> ((data <or> word <or> packet) <sentence> length))<in>meta..."

 e-mail

Your search matched **25** of **1247812** documents.

A maximum of **100** results are displayed, **25** to a page, sorted by **Relevance** in **Descending** order.

» Search Options

[View Session History](#)

[New Search](#)

Modify Search

((fifo <and> ((data <or> word <or> packet) <sentence> length))<in>metadata)



☐ Check to search only within this results set

Display Format: ☒ Citation ☐ Citation & Abstract

» Key

IEEE JNL IEEE Journal or Magazine
IEE JNL IEE Journal or Magazine
IEEE CNF IEEE Conference Proceeding
IEE CNF IEE Conference Proceeding
IEEE STD IEEE Standard

Select Article Information

- ☐ 1. **A first-in, first-out memory for signal processing applications**
Kanopoulos, N.; Hallenbeck, J.;
Circuits and Systems, IEEE Transactions on
Volume 33, Issue 5, May 1986 Page(s):556 - 558
[AbstractPlus](#) | Full Text: [PDF](#)(416 KB) IEEE JNL
- ☐ 2. **VLSI implementation of a variable-length pipeline scheme for data-driven**
Yamasaki, T.; Shima, K.; Komori, S.; Takata, H.; Tamura, T.; Asai, F.; Ohno, T
Terada, H.;
Solid-State Circuits, IEEE Journal of
Volume 24, Issue 4, Aug. 1989 Page(s):933 - 937
Digital Object Identifier 10.1109/4.34074
[AbstractPlus](#) | Full Text: [PDF](#)(488 KB) IEEE JNL
- ☐ 3. **Mean message delays for two packet-FIFO queueing disciplines**
Morgan, S.P.; Lo, C.Y.;
Communications, IEEE Transactions on
Volume 38, Issue 6, June 1990 Page(s):744 - 746
Digital Object Identifier 10.1109/26.57464
[AbstractPlus](#) | Full Text: [PDF](#)(272 KB) IEEE JNL
- ☐ 4. **Further results on a new combined strategy based on the SRPT-principle**
Goerg, C.;
Communications, IEEE Transactions on
Volume 38, Issue 5, May 1990 Page(s):568 - 570
Digital Object Identifier 10.1109/26.54967
[AbstractPlus](#) | Full Text: [PDF](#)(240 KB) IEEE JNL
- ☐ 5. **Queueing disciplines and passive congestion control in byte-stream netw**
Morgan, S.P.;
Communications, IEEE Transactions on
Volume 39, Issue 7, July 1991 Page(s):1097 - 1106
Digital Object Identifier 10.1109/26.87215
[AbstractPlus](#) | Full Text: [PDF](#)(812 KB) IEEE JNL
- ☐ 6. **A VLSI chip set for DPCM coding of HDTV signals**
Kraus, J.; Reimers, J.; Gruger, K.;